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ABSTRACT: An input-parallel, output-series DC-DC Boost converter 
with a wide input voltage range is proposed in this paper. An 
interleaved structure is adopted in the input side of this converter to 
reduce input current ripple. Two capacitors are connected in series on 
the output side to achieve a high voltage-gain. The operating principles 
and steady-state characteristics of the converter are presented and 
analyzed in this paper. A 400V/1.6kW prototype has been created 
which demonstrates that a wide range of voltage-gain can be achieved 
by this converter and it is shown that the maximum efficiency of the 
converter is 96.62%, and minimum efficiency is 94.14% The 
experimental results validate the feasibility of the proposed topology 
and its suitability for fuel cell vehicles. 
KEY WORDS: Input-parallel output-series; Wide voltage-gain range; 
Current ripple; Voltage stress; Fuel cell vehicles. 
I. INTRODUCTION 
  Traditional fossil fuel resources are depleting quickly, 
but their continued use contributes to increasing  
pollution [1]-[3]. Development of clean energy systems 
is essential. Photovoltaic power generation, wind power 
generation and fuel cell power generation are important 
clean energy technologies [4]-[6]. With regard to 
transport, clean-energy vehicles which include fuel cell 
vehicles, pure electric vehicles, and hybrid energy source 
vehicles can be considered one of the most essential 
applications for clean-energy [7]-[8]. Fuel cell vehicles 
can provide clean propulsion power with zero emission, 
as well as higher energy utilization [9]. However, the use 
of fuel cells brings challenges, particularly with their low 
output voltage and high output current [10]. The main 
DC link bus of fuel cell vehicles has a high voltage level 
(400V), making it difficult to directly match voltages 
between the fuel cell stack and the main DC link bus. 
The fuel cell also has a “soft” output characteristic [11] – 
its output voltage varies with load – and it must be 
interfaced to the main DC link bus through a step-up 
DC-DC converter with a wide range of voltage-gain. In 
addition the input current ripple of the converter for fuel 
cells must be low enough to prevent accelerated 
reduction of the life time of the fuel cell [12]. 
  The conventional DC-DC Boost converter is 
employed due to its simple structure, but it suffers from 
disadvantages including limited voltage-gain due to 
parasitic parameters and the extreme duty cycle, and 
high voltage stress for its power semiconductors. The 
conventional interleaved Boost DC-DC converter can 
obtain low input current ripple, but this converter still 
has certain disadvantages including limited voltage-gain 
and high voltage stress for power semiconductors. The 
voltage stress for power semiconductors in the 
three-level DC-DC Boost converter in [13] can be 
reduced by half, but its voltage-gain is still limited. 
What's more, the output and input sides of this converter 
are connected by a diode; the potential difference 
between the two sides is a high frequency PWM voltage, 
which may result in additional maintenance requirements 
and increased EMI. The output and input sides of the 
Boost three-level DC-DC converter in [14] share a 
common ground, but the voltage-gain of this converter is 
still restricted. In addition, this converter requires a 
complicated control scheme to balance the 
flying-capacitor voltage. The multilevel DC-DC Boost 
converter in [15] obtains a high voltage-gain, and low 
voltage stress for the power semiconductors. However, 
this converter is too complex for automotive applications 
and requires reductions in cost and size. The converter 
proposed in [16] uses a Z source network to achieve a 
higher voltage-gain, but the output and the input sides do 
not share a common ground, which may result in 
  
maintenance safety issues and additional EMI. The 
Quasi-Z source network is applied to the conventional 
Boost DC-DC converter in [17]. This converter, with 
high voltage gain also has a high voltage stress for the 
power semiconductors. The converter in [18] which 
applied a switched-inductor structure, can achieve a high 
voltage-gain, but a diode in the converter suffers high 
voltage stress. Non-isolated DC-DC converters with 
coupled inductors can obtain a high voltage-gain, low 
voltage stress for power semiconductors and high 
efficiency. There are many types of DC-DC converters 
with coupled inductors discussed in [19]-[22]. The 
converter with coupled inductors in [19] can obtain a 
high voltage-gain and low voltage stress for power 
semiconductors, but it suffers high ripple of input current. 
Interleaved boost converters with coupled inductors 
discussed in [20] have advantages of high voltage-gain 
and low input current ripple. However, these converters 
have high voltage stress for power semiconductors. 
Stacked high step-up coupled-inductor boost converters 
discussed in [21] can obtained a very high voltage-gain 
and low voltage stress for power semiconductors, but the 
input current ripple of these converters are higher. The 
interleaved boost converters with 
winding-cross-coupling mentioned in [21] obtain a high 
voltage-gain, low voltage stress for power 
semiconductors and low input current ripple. The 
Cascaded boost converters [22] can also obtain a high 
voltage-gain, but these converters have high input 
current ripple. In addition, their efficiencies are the 
product of the efficiency of each stage. 
  Some of the DC-DC converters described do not 
provide low input current ripple, high voltage-gain, and 
low voltage stress for power semiconductors at the same 
time. In this paper, an input-parallel output-series 
DC-DC Boost converter with a wide input voltage range 
is proposed as a solution. Compared with the 
conventional interleaved DC-DC Boost converter and 
the three-level DC-DC Boost converter, this converter 
has advantages including low input current ripple, low 
voltage stress for power semiconductors, and high 
voltage-gain. In addition, the potential difference 
between the output and the input sides of this converter 
is a capacitor voltage rather than a high frequency PWM 
voltage. This paper is organized as follows: in Section II, 
the topology of the input-parallel output-series Boost 
DC-DC converter is presented. The operating principles 
of the converter topology are discussed in Section III. In 
Section IV, the steady-state characteristics of the 
converter are analyzed. The experimental results and 
analysis are given in Section V. Finally, the conclusions 
are presented in Section VI. 
II. TOPOLOGY OF PROPOSED CONVERTER 
  The proposed input-parallel output-series DC-DC 
Boost converter is shown in Fig. 1. The conventional 
DC-DC Boost converter topology can be formed by  
inductor L1, power switch Q1, diode D1 and capacitor C2. 
Similarly, inductor L2, power switch Q2, and capacitors 
C1 and C3 constitute a Boost DC-DC converter whose 
output voltage polarity is opposite to the input voltage 
polarity. These two converters are connected in parallel 
at the input side and in series at the output side: this 
arrangement forms the input-parallel output-series 
DC-DC Boost converter.  
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Fig. 1 The topology of the input-parallel output-series DC-DC Boost 
converter. 
  The topology of the converter comprises 2 inductors, 
2 active power switches and 3 diodes. It is assumed that 
L1=L2, C1=C2=C3, Uin is the input voltage, and iin is the 
input current. iLl and iL2 are the currents flowing through 
L1 and L2 respectively. The currents of Q1, Q2, D1, D2, 
and D3 are iQ1, iQ2, iD1, iD2, and iD3 respectively. In 
addition, UD1, UD2, UD3, UC1, UC2, and UC3 are the 
voltage stress of D1, D2, D3, C1, C2, and C3 respectively. 
Uo is the output voltage, and Io is the output current. An 
interleaved structure is adopted in the input side of this 
converter to reduce input current ripple. In addition, the 
two capacitors at the output side are connected in series 
to obtain a high voltage-gain. 
 
  
III. OPERATING PRINCIPLES 
  In order to analyze the steady-state characteristics of 
the proposed converter, the operation conditions are 
assumed to be as follows: (a) all the power 
semiconductors and energy storage components are ideal, 
which means the on-state resistances of power 
semiconductors, the forward voltage drop of the diodes, 
and the equivalent series resistances (ESRs) of the 
inductors and capacitors are ignored. (b) all the 
capacitances are large enough such that each capacitor 
voltage can be treated as constant. An interleaved 
structure is used in the input side of this converter. In this 
case, the relationship between d1 and d2 can be written as 
d1=d2=d, where d1 and d2 are the duty cycles of Q1 and 
Q2 respectively. The phase difference between the gate 
driving signals of Q1 and Q2 is 180°.  
  According to the operation of Q1 and Q2, when the 
proposed converter operates in the continuous 
conduction mode (CCM), there are four switching states 
described as "S1S2" in a switching period, 
S1S2={00,01,10,11}. In addition, the sequence of the 
switching states in a switching period is related to the 
duty cycle ranges of Q1 and Q2. Sequence I 
"10-00-01-00-10" appears within the range of 0<d<0.5, 
while Sequence II "11-10-11-01-11" is obtained within 
the range of 0.5<d<1.  
  When the proposed converter operated in the 
discontinuous conduction mode (DCM), there are seven 
switching states in each switching period, S1S2={01, 10, 
11, 10D, 01D, 00D1, 00D2}. "10D" represents the conditions 
of Q1 is turned on, Q2 is turned off, and iL2=0. "01D" 
means that Q1 is turned off, Q2 is turned on, and iL1=0. 
"00D1" represents that Q1 and Q2 are turned off, and iL1=0. 
"00D2" means that Q1 and Q2 are turned off, and iL2=0. In 
addition, Sequence I "10-10D-00D2-01-01D-00D1-10" 
appears within the range of 0<d<0.5, while Sequence II 
"11-10-10D-11-01-01D-11" can be obtained within the 
range of 0.5<d<1. Tab. 1 shows the on-off states of 
power semiconductors in each switching state. Energy 
flow paths in each switching state of the converter are 
shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2. The main waveforms for the proposed converter 
are given in Fig. 3.  
 
Tab. 1 ON-OFF states of power semiconductors in each switching state 
Switching 
state S1S2 
Q1 Q2 D1 D2 D3 
10 ON OFF OFF ON OFF 
00 OFF OFF ON ON OFF 
01 OFF ON ON OFF ON 
11 ON ON OFF OFF ON 
10D ON OFF OFF OFF OFF 
01D OFF ON OFF OFF ON 
00D1 OFF OFF OFF ON OFF 
00D2 OFF OFF ON OFF OFF 
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(h) S1S2=00D2 (DCM) 
Fig. 2 Energy flow paths in each switching state. 
  
 
S1
S2 t
t
0
0
0
t
t
0
uQ1
uQ2
t
0
t
t
0
0
t
0
uD1
uD2
uD3
t
iL1
iL2
10 00 0001
Uo/2
Uo/2
Uo/2
Uo/2
Uo/2
0
TS
dTs (1-d)Ts
t0
iin
t2t1 t3 t4
0
t
IL1m
IL2m
IL1a
IL2a
..
..
 
 (a) The main waveforms in the range of 0<d<0.5 (CCM) 
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 (b) The main waveforms in the range of 0.5<d<1 (CCM) 
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(c) The main waveforms in the range of 0<d<0.5 (DCM) 
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(d) The main waveforms in the range of 0.5<d<1 (DCM) 
Fig. 3 The main waveforms for the proposed converter. 
A. CCM operation 
When S1S2=10: power switch Q1 is turned on and Q2 is 
turned off. Diodes D1 and D3 are turned off, while D2 is 
turned on. The energy flow path in this switching state is 
shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(a). Inductor L1 is being charged by the DC source, 
while L2 is discharging. At the same time, C1 is being 
charged by inductor L2, while C2 and C3 are discharging. 
Capacitors C2 and C3 are connected in series to transfer 
energy to the load. 
  When S1S2=00: power switches Q1 and Q2 are turned 
off. Diodes D1 and D2 are turned on, while D3 is turned 
off. The energy flow path in this switching state is shown 
in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(b). Inductors L1 and L2 are discharging. At the same 
time, C1 is charging from inductor L2, while C3 is 
discharging. The DC source, L1 and C3 transfer energy to 
the load.  
  When S1S2=01: power switch Q1 is turned off and Q2 
is turned on. Diodes D1 and D3 are turned on, while D2 is 
turned off. The energy flow path in this switching state is 
shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(c). Inductor L1 is discharging, and L2 is charging 
from the DC source. At the same time, C2 is charging 
from inductor L1, while C1 is discharging. In addition, C3 
is charging from C1. The DC source and L1 transfer 
energies to the load. 
  When S1S2=11: power switches Q1 and Q2 are turned 
on. Diodes D1 and D2 are turned off, while D3 is turned 
on. The energy flow path in this switching state is shown 
in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(d). Inductors L1 and L2 are charging from the DC 
source. At the same time, C1 and C2 are discharging. 
Capacitors C1 and C2 are series connected to transfer 
energies to the load. 
B. DCM operation 
  When S1S2=10D, Q1 is turned on and Q2 is turned off. 
D1, D2 and D3 are turned off. The energy flow path in 
  
this switching state is shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(e). Inductor L1 is charging from the DC source, and 
inductor current iL2 is 0. At the same time, C2 and C3 are 
discharging in series to transfer energy to the load.  
  When S1S2=01D, Q1 is turned off and Q2 is turned on. 
D1 and D2 are turned off, while D3 is turned on. The 
energy flow path in this switching state is shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(f). Inductor current iL1 is 0 and inductor L2 is 
charging from the DC source. At the same time, C1 and 
C2 are discharging in series to transfer energy to the load, 
while C3 is charging from C1.  
  When S1S2=00D1, Q1 and Q2 are turned off. D1 and D3 
are turned off, while D2 is turned on. The energy flow 
path in this switching state is shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(g). Inductor current iL1 is 0, and inductor L2 is 
discharging. At the same time, C1 is charging from the 
DC source and L2, while C2 and C3 are discharging in 
series to transfer energy to the load.  
  When S1S2=00D2, Q1 and Q2 are turned off. D1 is 
turned on, while D2 and D3 are turned off. The energy 
flow path in this switching state is shown in 
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(h) S1S2=00D2 (DCM) 
Fig. 2(h). Inductor L1 is discharging, and inductor current 
iL2 is 0. At the same time, C2 is charging from the DC 
source and L1, while C3 is discharging. The DC source, 
L1 and C3 transfer energy to the load.   
  When S1S2=10, 01, and 11, the operating principles of 
the proposed converter in DCM are the same as the ones 
in CCM. 
IV. ANALYSIS OF STEADY-STATE 
  
CHARACTERISTICS 
A. Voltage-gain in steady-state 
1. Voltage-gain in CCM operation 
  In the range of 0<d<0.5, according to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(c), power switch Q2 and diode D3 are turned on, so 
that C1 and C3 are connected in parallel. Therefore, the 
voltages of C1 and C3 are equal. By using the volt-second 
balance on L1 and L2, the following equations can be 
obtained: 
 
in C2 in
in C1 in
C1 C3
(1 ) ( )
(1 ) ( )
d U d U U
d U d U U
U U
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
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 
  (1) 
Simplifying (1), the capacitor voltages and the output 
voltage are obtained as: 
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d
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  By using the amp-second balance on C2, the following 
equations can be obtained: 
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I U U I
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  (3) 
where Iin, IL1 and IL2 are the average currents of iin, iL1 
and iL2 respectively. Simplifying (3), Iin, IL1 and IL2 can 
be derived as: 
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  (4) 
According to (2) and (4), the voltage-gain of the 
proposed converter is 2/(1-d), which is twice the 
voltage-gain of a conventional interleaved DC-DC Boost 
converter. In addition, the voltage stress of capacitors C1, 
C2 and C3 can be reduced to half of the output voltage. 
Inductor currents iL1 and iL2 are both half of the input 
current iin. Similarly, the voltage-current relation of 
components within the range of 0.5<d<1 can be obtained, 
which is the same as that within the range of 0<d<0.5. 
2. Voltage-gain in DCM operation 
  In the range of 0<d<0.5, according to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(a, e) and Fig. 3(c), when L1 is charging from the 
DC source, the peak current IL1p can be obtained as 
 s in
L1p
d T U
I
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  According to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(h, c) and Fig. 3(c), when L1 is discharging, the peak 
current IL1p can also be obtained as 
 2 s C2 in
L1p
( )d T U U
I
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   (6) 
  According to (5) and (6), d2 can be derived as 
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(h) S1S2=00D2 (DCM) 
Fig. 2(c), Q1 is turned off and Q2 is turned on, so that C1 
and C3 are connected in parallel. Therefore, the voltages 
across C1 and C3 are equal. By using the voltage-second 
balance principle on L1 and L2, the following equations 
can be obtained 
 
in 2 C2 in
in 2 C1 in
C1 C3
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dU d U U
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U U
U U U
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  (8) 
  Simplifying (8), UC1, UC2 and UC3 can be derived as 
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C1 C2 C3
2
U
U U U     (9) 
  By using the ampere-second balance principle on C2, 
the following equations can be obtained 
 L1p
2 o 2 o(1 ) ( )
2
I
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  According to (5), (7), (9) and (10), the following 
equation can be obtained as 
 2 2
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  The normalized inductor time constant 
L  is defined 
as 
 s
L
L f
R


   (12) 
where fs is the switching frequency (fs=1/Ts), and R is the 
load resistance. 
  Substituting (12) into (11), the voltage-gain of the 
proposed converter in DCM is given by 
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  Similarly, the voltage-gain within the range of 
0.5<d<1 can be obtained, which is the same as the one 
within the range of 0<d<0.5. 
3. Boundary operating condition between CCM and 
DCM 
  When the proposed converter operates in the boundary 
conduction mode (BCM), the voltage-gain of the CCM 
operation is equal to the voltage-gain of the DCM 
operation. According to (2) and (13), the boundary 
normalized inductor time constant τLB can be derived as 
 
2
LB
(1 )
4
d d

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   (14) 
  The relationship between τLB and d is shown in Fig. 4. 
If τL>τLB, then the proposed converter is operating in 
CCM. 
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Fig. 4 Boundary condition of the proposed converter. 
B. Voltage stress and current stress of the power 
  
semiconductors 
  By means of 
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(h) S1S2=00D2 (DCM) 
Fig. 2(b, c), power switch Q1 is turned off and diode D1 is 
turned on, so that Q1 and C2 are connected in parallel. 
Therefore, the voltages of Q1 and C2 are equal. 
Symmetrically, the voltages of the other power 
semiconductors can be obtained. The voltage stress for 
the power semiconductors can be written as follows: 
 
o
Q1 D1 C2
o
Q2 D2 C1
o
D3 C3
2
2
2
U
U U U
U
U U U
U
U U

  


  


 

  (15) 
Based on (15), the voltage stress for all of the power 
semiconductors is half of the output voltage.  
  The comparisons between the proposed topology and 
the four topologies which include the conventional 
interleaved DC-DC Boost converter, the three-level 
DC-DC Boost converter and the topology of the 
converter in [23] are shown in 
Tab. 2.  
Tab. 2 The comparisons between the proposed typology and the other four typologies 
 
 
The conventional 
interleaved Boost DC-DC 
converter 
The Boost three-level 
DC-DC converter 
The typology of the 
converter in [23] 
The proposed converter 
  
Voltage-gain 1/(1-d) 1/(1-d) 2/(1-d) 2/(1-d) 
Voltage stress for power 
switches 
Uo Uo/2 Uo/2 Uo/2 
Voltage stress for diodes Uo Uo/2 Uo，Uo/2 Uo/2 
Input current 
ripple(d<0.5) 
o s(1 2 )d d U T
L
   o s(1 2 )
2
d d U T
L
   
High s o
(1 2 )
2
d d TU
L
  
Ripple rate of the input 
current(d<0.5) 
s(1 )(1 2 )d d d RT
L
    s(1 )(1 2 )
2
d d d RT
L
    
High s
(1 )(1 2 )
4
d d d RT
L
    
Input current 
ripple(d>0.5) 
o s(2 1)(1 )d d U T
L
    o s(2 1)(1 )
2
d d U T
L
    
High s o
(2 1)(1 )
2
d d TU
L
    
Ripple rate of the input 
current(d>0.5) 
2
s(2 1)(1 )d d RT
L
    2 s(2 1)(1 )
2
d d RT
L
    
High 
2
s(2 1)(1 )
4
d d RT
L
    
The number of inductors 2 1 2 2 
The number of power 
switches 
2 2 2 2 
The number of diodes 2 2 2 3 
  According to 
Tab. 2, compared with the conventional interleaved 
DC-DC Boost converter, the proposed converter benefits 
from higher voltage-gain and lower voltage stress for the 
power semiconductors. The proposed topology can also 
achieve a higher voltage-gain than the voltage-gain of 
the three-level DC-DC Boost converter. In addition, 
compared with the topology in [23], the voltage stress 
for each power semiconductor of the proposed topology 
is half of the output voltage. Regarding the input current 
ripple, the converter in [23] suffers the highest input 
current ripple among these converters, because its input 
current is a pulse current which is discontinuous. 
According to Error! Reference source not found., 
when these converters have the same parameters, such as 
the output voltage Uo, the duty cycle d, the switching 
period Ts, the inductance L and the load resistance R, the 
input current ripple of the proposed converter is lower 
than the one of the conventional interleaved Boost 
DC-DC converter. The ripple rate of the input current for 
the proposed converter is half of the one for the Boost 
three-level DC-DC converter, which means the proposed 
converter has the lowest ripple rate of the input current 
among these converters. 
  According to 
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(h) S1S2=00D2 (DCM) 
Fig. 2 and (4), the current stress of the power 
semiconductors can be obtained by using the 
voltage-balance on capacitors C1, C2 and C3 as given in 
(16). 
 
Q1 o
Q2 o
D1 D2 o
D3 o
1
1
1 1
( )
1
1
1
1
I I
d
I I
d d
I I I
d
I I
d

 

  
 

  
 

 

    (16) 
Simplifying (16), the current stress of Q2 is higher than 
that of Q1, but it is easier (and cheaper) to choose a 
MOSFET with a higher rated current than the one with a 
higher rated voltage. The proposed converter can also 
obtain a high voltage-gain while the duty cycle is in the 
range of 0.5<d<1. In this case, the difference of the 
current stress between Q1 and Q2 is small. Therefore, the 
type of power switch Q1 can be the same as the type of 
Q2, which means the difference of the current stress 
between Q1 and Q2 does not affect the selection of power 
switches. 
  The converters in [24] and [25] have the similar 
structures comparing with the proposed converter. The 
comparisons between the proposed converter and the 
other two similar converters are shown in Error! 
Reference source not found.. The converters in [24] 
and [25] employ coupled inductors. To simplify the 
analysis, it is assumed that each coupled inductor has the 
same turn ratio N. 
Tab. 3 The comparisons between the proposed converter and the other two similar converters 
 The converter in [24] The converter in [25] The proposed converter 
Voltage-gain 2(N+1)/(1-d) (2N+3+d)/(1-d) 2/(1-d) 
Voltage stress for power 
switches 
Uo/2(N+1) Uo/(2N+3+d) Uo/2 
The maximum voltage 
stress for diodes 
NUo/(N+1) (N+1)Uo/(2N+3+d) Uo/2 
Input current 
ripple(d>0.5) 
o s
k
(1 )(1 )(2 1)
2 ( 1)
k d d U T
L N
  

  
o s
k
(1 )(1 )(2 1)
(2 3 )
k d d U T
N d L
  
 
  
s o(2 1)(1 )
2
d d TU
L
    
The number of 
inductors/coupled 
inductors 
2 2 2 
The number of power 
switches 
2 2 2 
The number of diodes 4 6 3 
The number of capacitors 4 6 3 
  The input current ripple calculations of converters in 
Error! Reference source not found. and [25] are 
approximate ones, even though the practical input 
current ripple is still quite lower. According to Error! 
Reference source not found., the converters in [24] and 
[25] both obtain a higher voltage-gain and lower input 
current ripple. The voltage stress for power switches of 
the two converters is lower than that of the proposed 
converter. But the voltage stress for diodes of the 
proposed converter is lower than that of the converter in 
  
[24] (when N>1). The converter in [25] benefits the 
lowest voltage stress for diodes among these converters. 
But, both the potential differences between the output 
and the input side grounds of the converters in [24] and 
[25] are high frequency PWM voltages (i.e. without a 
common ground), which may cause more EMI. In 
addition, the number of components for the proposed 
converter is the smallest one among these converters.  
  Regarding the voltage-gain of converters for fuel cell 
vehicles, a wide range of voltage-gain is really required 
because the output voltage of the fuel cell varies within a 
wide range when the load power varies widely. 
Therefore, sometimes the converters need to operate 
with a lower voltage-gain (i.e. the duty cycle is lower 
due to the higher output voltage of the fuel cell). 
According to Tab. 3, when these converters need to 
achieve the required lower voltage-gain, the duty cycle 
of the proposed converter is proper, i.e. a wider 
voltage-gain range can be realized. 
C. Analysis of the input current ripple 
  Within the range of 0<d<0.5, the input current ripple 
∆iin can be obtained as follows according to Fig. 3(a) 
 in L1m L 2a L1a L 2m
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  When S1S2=00 (t1~t2), the following equations can be 
obtained as follows according to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(b) and Fig. 3(a), 
  
 c2 in s
L1m L1a
c1 in s
L 2a L 2m
( )(1 2 )
2
( )(1 2 )
2
U U d T
I I
L
U U d T
I I
L
 
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(18)
 
  In terms of (2), (17) and (18), ∆iin can be derived as 
 s in s o
in
(1 2 ) (1 2 )
(1 ) 2
d d T U d d T U
i
d L L
       
  
 
  (19) 
  Then, the ripple of iL1, iL2 and iin within the range of 
0<d<0.5 can be described as follows 
 
s in s o
L1 L2
s in s o
in
(1 )
2
(1 2 ) (1 2 )
(1 ) 2
d T U d d T U
i i
L L
d d T U d d T U
i
d L L
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  
  (20) 
where ΔiL1, ΔiL2 and Δiin are the ripple of iL1 , iL2 and iin.  
  Within the range of 0.5<d<1, according to Fig. 3(b), 
the input current ripple ∆iin can be obtained as 
 in L1n L 2b L1b L2n
L1n L1b L2b L 2n
( ) ( )
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i I I I I
I I I I
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  (21) 
  When S1S2=11 (t2~t3), the following equations can be 
obtained as follows according to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(d) and Fig. 3(b) 
 in sL1n L1b
in s
L2b L 2n
(2 1)
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d U T
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L
d U T
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L
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  By means of (2), (21) and (22), ∆iin can be derived 
as 
  
 s in s o
in
(2 1) (2 1) (1 )
2
d T U d d T U
i
L L
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  
  (23) 
  Then, the ripple of iL1 , iL2 and iin within the range of 
0.5<d<1 can be obtained as follows 
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  (24) 
  For the case when Uo=400V, L=226μH, fs=20kHz and 
R=100Ω, using (20) and (24), the current ripple rate of 
iL1 , iL2 and iin can be calculated and is shown in Fig. 5, 
where Δi/I is the current ripple rate. According to Fig. 5, 
the ripple rate of the input current is lower than the ripple 
rate of iL1 and iL2. When the DC source is in the range of 
Uin=50V~120V, the duty cycle varies in the range of 
0.4<d<0.75. In this case, the minimum ripple rate of the 
input current is zero, while the duty cycle d=0.5. In the 
range of 0.4≤d<0.5, the maximum ripple rate of the input 
current is 27%, when the duty cycle is d=0.4. In addition, 
the maximum ripple rate of the input current is 20.5%, 
when the duty cycle is d=0.67 within the range of 
0.5<d<0.75. 
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Fig. 5 The ripple rate of iL1 , iL2 and iin. 
D. Parameters design of the converter 
1. Power switches and diodes 
  When the output voltage is Uo=400V, the voltage 
stress for each power semiconductor is 200V based on 
(15). When the voltage-gain is 8 (d=0.75) and the load 
resistance is R=100Ω, the current stress (namely 
average currents in the ON state) for power 
semiconductors can be obtained as: IQ1=16A, IQ2=21.3A, 
ID1=ID2=16A, and ID3=5.3A according to 
Error! Reference source not found.. The power 
switches and diodes can be selected by these referenced 
voltage and current stresses. 
2. Inductors and capacitors 
  According to (24), the inductances of L1 and L2 can be 
obtained as 
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(h) S1S2=00D2 (DCM) 
Fig. 2(a, b), when the power switch Q2 is turned off, C1 is 
charging from inductor L2 and the DC source. Then, the 
capacitance of C1 can be obtained as 
 L2 s
1
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(1 )d I T
C
U



   
(26) 
where ∆UC1 is the capacitor voltage fluctuation.  
  By means of 
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(h) S1S2=00D2 (DCM) 
Fig. 2(a, d), when the Q1 is turned on, C2 is discharging. 
  
Similarly, according to 
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(h) S1S2=00D2 (DCM) 
Fig. 2(a, b), when Q2 is turned off, C3 is discharging. 
Therefore, the capacitances of C2 and C3 can be obtained 
as 
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(27) 
where ∆UC2 and ∆UC3 are the capacitor voltage 
fluctuations of C1 and C2.  
  In terms of (25), (26) and (27), the inductances of 
inductors L1 and L2, and the capacitances of capacitors 
C1, C2 and C3 can be designed in this paper. 
V. EXPERIMENT RESULTS AND ANALYSIS 
  In order to validate the feasibility and effectiveness of 
the proposed converter, an input-parallel output-series 
Boost DC-DC converter was constructed which uses an 
adjustable DC source with a range of Uin=50V~120V to 
replace the fuel cell stack source. The converter voltage 
loop is controlled by a TMS320F28335 DSP. The power 
circuit uses IXTK102N30P MOSFETs (which has a 
rated voltage of 300V and a rated current of 102A, while 
the output voltage of the converter is 400V), and also 
uses DPG60C300HB Schottky Barrier Diodes. The 
switching frequency is 20kHz, The inductors are 
L1=227μH and L2=225μH respectively and the 
capacitances are C1=C2=C3=470μF. The reference output 
voltage is 400V, and the load resistance is R=100Ω. 
  When the input voltage is Uin=50V, the voltage of 
each power semiconductor is shown in Fig. 6. Fig. 6(a) 
  
shows the voltages of power switches Q1 and Q2, and Fig. 
6(b) shows the voltages of diodes D1 and D2. The 
voltages of D2 and D3 are shown in Fig. 6(c). The voltage 
of each power semiconductor is 200V, i.e. half of the 
output voltage, as shown in Fig. 6.  
UQ1 (100V/div)
UQ2 (100V/div)
d1  ≈ 0.76
d2  ≈ 0.76
t (10μs/div)
 
 (a) The voltages of power switches Q1 and Q2 
UD2 (100V/div)
UD1 (100V/div)
t (10μs/div)
 
 (b) The voltages of diodes D1 and D2 
UD2 (100V/div)
t (10μs/div)
UD3 (100V/div)
 
(c) The voltages of D2 and D3 
Fig. 6 The voltage of each power semiconductor when the input 
voltage is Uin=50V. 
When the input voltage is Uin=50V, the voltages of 
capacitors C2 and C3 are shown in Fig. 7. According to 
Fig. 7, the voltages of C2 and C3 are both 200V, i.e. half 
of the output voltage. The potential difference between 
the output and input sides of this converter is the voltage 
across C3, whose ripple is quite low.  
When the input voltage is Uin=50V, the input current 
iin, and inductor currents iL1 and iL2 are shown in Fig. 8. 
Inductor currents iL1 and iL2 are shown in Fig. 8(a). Fig. 
8(b) shows the input current iin and inductor current iL1. 
According to Fig. 7, the ripple rate of iL1 is 53.13%, and 
the ripple rate of iL2 is 56.25%. In addition, the ripple 
rate of the input current is 17.65%. The conclusion here 
is that the current ripple of iin is much lower than the 
current ripple of iL1 and iL2. According to (24), the ripple 
rate of iL1 and iL2 is 51.81%, and the ripple rate of iin is 
17.28% theoretically. These results are very similar to 
the theoretical results. 
UC2 (100V/div)
UC3 (100V/div)
t (10μs/div)
 
Fig. 7 The voltages of capacitors C2 and C3 when the input voltage is 
Uin=50V. 
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 (a) Inductor currents iL1 and iL2 
iL1 (10A/div)
iin (10A/div)
t (20μs/div)
 
 (b) The input current iin and the inductor current iL1 
  
Fig. 8 The input current iin, inductor currents iL1 and iL2 when the input 
voltage is Uin=50V. 
  The output voltage remains close to the reference 
voltage 400V under the action of the voltage control loop. 
Fig. 9 shows the dynamic response of the output voltage 
and the input current when the input voltage was 
changed from 120V to 50V. Fig. 9(a) shows the output 
and input voltages, while Fig. 9(b) shows the input 
current and voltage. According to Fig. 9(a), when the 
input voltage Uin is changed gradually from 120V to 50V, 
the output voltage stays around 400V, which means the 
proposed converter has a wide voltage gain range 
varying from 3.3 to 8. Correspondingly, the input current 
increases gradually (from 13A to 34A) with this large  
reduction of input voltage (from 120V to 50V), as shown 
in Fig. 9(b). 
120V
50V
400V
Uin (20V/div)
Uo (100V/div)
t (2s/div)
 
 (a) The output and input voltages 
Uin (20V/div)
120V
50V
iin (10A/div)
t (2s/div)
 
 (b) The input current and voltage 
Fig. 9 The output voltage and the input current with the wide-range 
changed input voltage from 120V to 50V in dynamical state. 
  When the output voltage is Uo=400V and the load 
resistance is R=100Ω, the ripple rate of the input current 
within the wide input voltage range from 50V to 120V is 
shown in Fig. 10, where ∆iin1/Iin1 is the experimental 
ripple rate of the input current, and ∆iin2/Iin2 is the ripple 
rate of the input current which is calculated by (4), (19) 
and (23). According to Fig. 10, the theoretical results are 
similar to the experiment results. 
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Fig. 10 The ripple rate of input current within the wide input voltage 
range from 50V to 120V. 
  When the output voltage is Uo=400V and the load 
resistance is R=100Ω, the efficiency ηe measured by a 
Power Analyzer (Yokogawa-WT3000) for different  
input voltages ranging from 120V to 50V is shown in 
Fig. 11. The maximum efficiency is 96.62%, when the 
voltage-gain is 3.3 (Uin=120V). The minimum efficiency 
is 94.14%, when the voltage-gain is 8 (Uin=50V). The 
input current increases when the voltage gain changes 
from 3.3 to 8, and this effect decreases the efficiency of 
the proposed converter. 
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Fig. 11 The efficiency with the wide-range changed input voltage from 
120V to 50V when the output voltage is Uo=400V and the load 
resistance is R=100Ω. 
VI. CONCLUSION 
  In this paper, an input-parallel output-series DC-DC 
Boost converter with a wide input voltage range is 
presented. The converter can obtain a wide range of 
voltage-gain. The voltage stress of each power 
semiconductor is half of the output voltage. The input 
current ripple is low, which can prevent accelerated 
reductions of the life time of a fuel cell. In addition, the 
potential difference between output and input grounds of 
the proposed converter is a constant capacitor voltage 
  
rather than a high frequency PWM voltage. Therefore, it 
is suitable for fuel cell vehicles. 
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